Nandhini S, Raja Nandhini J, Gavaskar K, Indhumathi R. Optimization of dual threshold MOSFET for 1-bit full adder cell. Int. J. Mod. Comput. Inf. Commun. Technol. [Internet]. 2020 Dec. 5 [cited 2025 Oct. 22];3(11 & 12):85-92. Available from: https://gjpublications.com/index.php/IJMCICT/article/view/60