Nandhini, S.R, J Raja Nandhini, K Gavaskar, and R Indhumathi. “Optimization of Dual Threshold MOSFET for 1-Bit Full Adder Cell”. International Journal of Modern Computation, Information and Communication Technology 3, no. 2 (December 24, 2020): 85–92. Accessed February 5, 2026. https://gjpublications.com/index.php/IJMCICT/article/view/60.