Nandhini, S.R, et al. “Optimization of Dual Threshold MOSFET for 1-Bit Full Adder Cell”. International Journal of Modern Computation, Information and Communication Technology, vol. 3, no. 11 & 12, Dec. 2020, pp. 85-92, https://doi.org/10.65000/13sdjx98.