S. Nandhini, J. Raja Nandhini, K. Gavaskar, and R. Indhumathi, “Optimization of dual threshold MOSFET for 1-bit full adder cell”, Int. J. Mod. Comput. Inf. Commun. Technol., vol. 3, no. 11 & 12, pp. 85–92, Dec. 2020, doi: 10.65000/13sdjx98.