Nandhini, S.; Raja Nandhini, J.; Gavaskar, K.; Indhumathi, R. Optimization of Dual Threshold MOSFET for 1-Bit Full Adder Cell. Int. J. Mod. Comput. Inf. Commun. Technol. 2020, 3 (11 & 12), 85-92. https://doi.org/10.65000/13sdjx98.