[1]
Nandhini, S. et al. 2020. Optimization of dual threshold MOSFET for 1-bit full adder cell. International Journal of Modern Computation, Information and Communication Technology. 3, 11 & 12 (Dec. 2020), 85–92. DOI:https://doi.org/10.65000/13sdjx98.