



Research Article

Design and Performance Analysis of Inexact-Speculative Han Carlson Adder

S. Indhu*, A. Sriram

Department of Electronics and Communication Engineering,
Arasu Engineering College, Kumbakonam-612501. Tamilnadu. India.

*Corresponding author's e-mail: indhuselvaraj30@gmail.com

Abstract

Low power and high speed design is one of the important building blocks in digital circuits. In conventional inexact speculative adder based on Carry look-ahead adder to consume more power issues and longest critical path delay. In this paper, Han Carlson adder based design of the proposed ISA architecture which is fine grain pipelined because to increase the processing speed and reduces the complexity, silicon area and power consumption. Additionally this architecture has been clock gated giving rise to dynamic power reduction opportunity. Functional verification and synthesis of suggested ISA is carried out on 45 nm CMOS technology by using Tanner EDA tool.

Keywords: Inexact speculative adder; Han Carlson adder; Pipelining; Clock gated.

Introduction

In electronics, an adder is a digital circuit that performs addition of binary numbers. In many computers and other kinds of processors [1], adders are used not only in the arithmetic logic units, but also in other parts of the processors, where they are used to calculate addresses, table indices, increment and decrement operators, and similar operations. High speed adders are highly desirable in the present day scenario, though power and silicon area are equally vital. Spectrum sensors used in intelligent cognitive-radio environment as well as internet of everything (IOE) devices focused on physical interfaces are largely-explored research areas in the recent time [2]. With tolerable degradation in accuracy and performance, it is feasible to conceive high-speed, low power and area efficient design using inexact and approximate circuit technique [3].

Accuracy of such circuits can be traded off to improve the power and speed by speculation. Thereby, such adders are referred as inexact speculative adder (ISA). However, there is space to further improve the speed of such adders by retaining the accuracy with minimum error. Thereafter, this inexact speculative adder is fine grain pipelined to reduce the critical path delay that further enhances the operating speed.

Subsequently, clock signal fed to various stages of the deep pipelined ISA-architecture has been gated to reduce the power consumption [4]. Speculative adders exploit the fact that the typical carry propagation chain of an addition does not span the whole length of the adder, making it is possible to estimate an intermediate carry using a limited number of previous stages. Thus, the carry propagation chain, which is the critical path of the adder [5], can be split into two or more shorter paths, relaxing constraints over the entire design, reducing glitching power, and improving the Energy-Delay-Area-Product (EDAP) beyond the exact adders.

In this design, CLA which is fine grain pipelined to include few logic gates shown in figure5 along its critical path and thereby enhancing the frequency of operation. By calculating carry signals advance based upon input bits and does not wait for the input signals to propagate through different stages. Fine grain pipelining can be to increase the processing speed found in [10]. Also, a CLA is a fast parallel adder as it reduces the propagation delay by more complex hardware, hence it is costlier. Parallel adder is the binary addition of two numbers is initiated when all the bits of the augend and the addend must be available at the same time to perform the computation. To avoid the ripple carry is carry-look ahead which

computes some of the carry values directly from the inputs without waiting on the previous carries. If a sequence of bits is all 1's, there will be a carry from the sequence, when it is incremented. Conversely, if there is a 0 anywhere in the sequence, any intermediate carry will be "extinguished". By feeding the bits into an AND gate, a sequence of all 1's can be detected, and the carry immediately generated.

Design approach of the proposed work ISA

With tolerable degradation in accuracy and performance, it is feasible to conceive high-speed, low power and area efficient design using inexact and approximate circuit technique. Accuracy of such circuits can be traded off to improve the speed and power by speculation. Thereby, such adders are referred to as inexact speculative adder (ISA) can be found in [2]. The ISA architecture proposed herein greatly improves hardware efficiency upon the state-of-the-art and introduces a new way to control errors. Taking advantage of such circuits would help to realize extremely energy-efficient and high performance DSPs and hardware accelerators at lower integration cost and with higher speed, data rate or duty-cycling.

This work employs HCA in the suggested architecture, as it has smaller propagation delay compared to the conventional ones as shown in figure1. Here, the local sum obtained in parallel from each adder block is not the exact output because the addition has been performed using speculated carry inputs [5]. Correction or Balancing of such sum value is carried out by the compensator block. Adder and compensator blocks are the ones which consume maximum delay along the critical path of the architecture shown in fig. 1. Thereby, we tend to reduce this delay using the concept of pipelining.

Pipelined Han Carlson adder

Han Carlson adder combines the Brent Kung and Kogge Stone structure into hybrid structure. It is efficient and suitable for VLSI implementation and consist of three stages pre-processing, prefix-processing and post-processing. The Pre-Processing and Post-Processing Stages of a Prefix adder involve only simple operations on signals to each bit location. Hence, adder performs mainly on

Prefix operation as shown in fig. 2. It reduces the number of prefix operation by using more number of Brent-Kung adder stages and lesser number of Kogge Stone stages. This adder is different from Kogge-Stone adder in the sense that these performs carry-merge operations on even bits and generate/propagate operation on odd bits. At the end, these odd bits recombine with even bits carry signals to produce the true carry bits.




Fig. 1. VLSI Architecture for Inexact Speculative Han Carlson Adder

It also reduces the complexity, silicon area and power consumption significantly. Kogge stone and brent kung adder reduces the area required by the adder circuitry. Han-Carlson adder constitutes a good trade-off between fan out, number of logic levels. Because of this, Han-Carlson adder can achieve equal speed performance respect to Kogge-Stone adder, at lower power consumption and area. Therefore it is interesting to implement a speculative Han-Carlson adder.

Pipelined speculator

Two n-bit operands for addition are represented as $A = \{A_0, A_1, \dots, A_N\}$, $B = \{B_0, B_1, \dots, B_N\}$ whereas, the sum, carry input and carry output are expressed as $S = \{S_0, S_1, \dots, S_N\}$, Cin and $Cout$ respectively. Gate-level circuit diagram of the speculator used in adder design. This block is based on CLA logic to speculate the output carry for each 4-bit adder block. Speculation is carried out for 'r' msb bits of each block where r is less than the size of block. Subsequently, the input carry for each speculator block is 0 or 1 which introduces positive or negative errors respectively [6]. The output carry, which is denoted as Cso , from each speculator block is fed as an input carry for the adder block succeeding it. Now, each 4-bit adder block need not wait for the input carry

from the preceding 4-bit adder block as shown in fig. 3. Instead, all such adder blocks perform simultaneous additions on receiving input

carries from the concerned speculator blocks. Speculator block computes carry based on the CLA equation.




Fig. 2. Schematic of Pipelined Han Carlson Adder




Fig. 3. Schematic of pipelined speculator

Pipelined compensator

The COMP block detects inconsistencies between speculated carry and expected carry from the previous sub adder with an XOR gate. This creates an error flag that triggers the activation of one of the two compensation

techniques, namely error correction and error reduction found in [7]. The potential error always remains of the same nature as the input carry of the SPEC block as shown in fig. 4. Thereafter, the output from XOR gate generates an error flag (f_e) that triggers the activation of

one of the two compensation techniques, error correction and reduction. If the XOR-gate output is '0' then the local sum is directly passed to the final output found in [8]. Similarly, if the XOR

gate gives '1' then this indicates that an error has occurred which can be either positive or negative.




Fig. 4. Schematic of Pipelined compensator

Incrementer block

An incrementer is a circuit that is much simpler than an adder. A simple half adder that can be used to build an incrementer, which can be increment a single bit. The sum of two bits is computed by XOR, and if both bits are 1, there is a carry. Each carry-out is connected to the carry of the next-bit [8,9]. A 1 value is fed into the initial carry-in to start the increment. This increment can be done independent of a register by the means of a combinational circuit called binary incrementer.

Multiplexer block

A multiplexer is a device that selects one of several analog or digital input signals and forwards the selected input into a single line. A multiplexer of 2^n inputs has $[n]$ select lines, which are used to select which input line to send to the output. Multiplexers are mainly used to increase the amount of data that can be sent over the network within a certain amount of time and bandwidth. A multiplexer is also called a data selector. Multiplexers can also be used to

implement Boolean functions of multiple variables.

Demultiplexer

A de-multiplexer is a device taking a single input signal and selecting one of many data-output-lines, which is connected to the single input.

Clock gated

In sequential circuit one two-input AND gate is inserted in logic for clock gating. One input to AND gate is clock and while the second input is a signal used to control the output. The latch-free clock gating style uses a simple AND or OR gate. Here if enable signal goes inactive in between the clock pulse or if it multiple times then gated clock output either can terminate prematurely or generate multiple clock pulses found in [10]. This restriction makes the latch-free clock gating style inappropriate for our single-clock flip-flop based design.

Results and discussion

Performance analysis of proposed ISA

Functional verification of proposed ISA (Fig. 5) is carried out on Tanner EDA tool as shown in fig. 6 and 7. It is a spice computer

analysis programmed for analogue integrated circuits. Spice program provides facility to the use to design and simulate new ideas in analogue integrated circuits before going to the time consuming and costly process of chip fabrication.




Fig. 5. Schematic representation of proposed ISA




Fig. 6. Proposed input of ISA




Fig. 7. Output of Proposed ISA

Table 1. Performance analysis

S. No.	ISA structure	Power (mW)
1.	Conventional Inexact Speculative Adder	16.01
2.	Proposed Inexact Speculative Adder	14.22

Conclusions

Thus the inexact speculative adder (ISA) has been designed based on Han Carlson adder (HCA) with high power and low speed. HCA is a fast parallel adder as it reduces the propagation delay and improves the speed. Also, this design is fine grain pipelined and clock gated to escalate speed and alleviate power consumption respectively. Simulation results showed that the proposed ISA can operate lower power compared with earlier reports.

Conflicts of interest

Authors declare no conflict of interest.

References

[1] Razavi B. Cognitive Radio Design Challenges and Techniques. IEEE Journal

of Solid-State Circuits. 2010;45(8):1542-53.

[2] Kim Y, Zhang Y, Li P. An Energy Efficient Approximate Adder with Carry Skip for Error Resilient Neuromorphic VLSI Systems. IEEE/ACM International Conference. 2013;130-37.

[3] Joshi G P, Nam SY, Kim SW. Cognitive Radio Wireless Sensor Networks: Applications, Challenges and Research Trends. *Sensors*. 2013;13(9):11196-228.

[4] Fojtik M. An architecture-independent approach to timing-error detection and correction. IEEE International of Solid-State Circuits Conference. 2014;488-90.

[5] Cilardo A, De Caro D, Petra N. High Speed Speculative Multipliers Based On Speculative Carry Tree. IEEE Trans Circuits Syst. 2014;3426-35.

[6] Camus V. Energy-efficient digital design through inexact and arithmetic circuits. IEEE International Conference. 2015;114.

[7] Lin C, Yang YM. High Performance Low-Power Carry Speculative Addition with Variable Latency. IEEE Trans Very Large Scale Integration Syst. 2015;1591-603.

[8] Ragavan R. Adaptive overclocking and error correction based on dynamic speculation window. IEEE Computer Society Annual Symposium on VLSI. 2016;325-30.

[9] Shrestha R. High Speed and Low Power VLSI-Architecture for Inexact Speculative Adder. *IEEE Transactions on Circuits and Systems*. 2017;56-9.

[10] Indhu S, Sriram A. Design and performance analysis of VLSI Architecture for Inexact Speculative Adder. *International Journal of Industrial Engineering*. 2017;1(7):208-13.
