[1]
A. Praveena and P. Dhilipmohan, “An Efficient Approach for Design of Low Power Split Radix FFT Processor with Reduced Computational Complexity”, Int. J. Ind. Eng., vol. 1, no. 8, pp. 239–243, Dec. 2017, doi: 10.65000/5atdk138.