S. Indhu and A. Sriram, “Design and Performance Analysis of VLSI Architecture for Inexact Speculative Adder”, Int. J. Ind. Eng., vol. 1, no. 7, pp. 208–213, Oct. 2017, doi: 10.65000/je3kvk15.